The PTD consists of a delay gate (which delays the clock signal) and the clock signal itself passed through a NAND gate and then inverted.
The benefit of edge triggering is that it removes the problems of zeroes and ones catching associated with pulse triggered flipflops (eg. master slave flip flops).