A hazard or glitch in digital logic is a fault in the logic system due to a change at the input. A static hazard is when the output of a logic circuit momentarily changes when its final value is the same as its value before the hazard (when the output is "trying" to remain the same, it jumps once, then settles down). For example, output going from 0 to 1 to 0 (it's "trying" to stay at zero but failing once - thus the hazard). A dynamic hazard (or oscillation hazard) is where a logic circuit will momentarily change back to its original value while changing to a new value. For example, output going from 0 to 1 to 0 and finally to 1 (it's "trying" to go from simply 0 to 1).
The cause of hazards is the timing delay of different components in the circuit. When certain paths through the circuit allow a variable-change to propagate faster than other paths, this may cause glitches.
The resulting glitches in the circuit may or may not induce additional problems - other than increased issues due to switching noise. It is good design practice to design circuits to minimize these hazards.
There are two types of static hazards: a low-going glitch (or static one hazard) is where the high output transitions to a low and back high (1-0-1) and a high-going glitch (or static zero hazard) is where the low output transitions to a high and back low (0-1-0).
Static 0 hazards occur in product-of-sums implementations, but do not occur in sum-of-products implementations. Static 1 hazards occur in sum-of-products implementations, but do not occur in product-of-sums implementations.
Another method to eliminate timing hazards from affecting an integrated circuit down the line is to re-clock the final output signals. Re-clocking the signal does not eliminate the glitch, but stops it from causing circuit failure. Re-clocking the signal seems to be common for designers unsure of why the glitch occurs, or how to stop the glitch from developing. Solving the problem via a Karnaugh map usually results in more devices (a non-minimal circuit), while re-clocking requires an additional flip-flop.
"Logic Circuit, Integrated Circuit Including the Logic Circuit, and Method of Operating the Integrated Circuit" in Patent Application Approval Process
Sep 13, 2012; By a News Reporter-Staff News Editor at Politics & Government Week -- A patent application by the inventors Jeong, Hyung-su...
Patent Issued for Redundant Logic Circuit Detection Method and Device and Computer-Readable Recording Medium
Aug 02, 2012; By a News Reporter-Staff News Editor at Computer Weekly News -- From Alexandria, Virginia, VerticalNews journalists report that a...
US Patent Issued to NEC on Nov. 22 for "Logic Circuit, Logic Circuit Design Method, Logic Circuit Design System, and Logic Circuit Design Program" (Japanese Inventors)
Nov 25, 2011; ALEXANDRIA, Va., Nov. 23 -- United States Patent no. 8,065,645, issued on Nov. 22, was assigned to NEC Corp. (Tokyo). "Logic...