AND-OR-Invert (AOI) logic and AOI gates are two-level compound (or complex) logic functions constructed from the combination of one or more AND gates followed by a NOR gate. Construction of AOI cells is particularly efficient using CMOS technology where the total number of transistor gates can be reduced compared to the a same construction using NAND logic or NOR logic. The compliment of AOI Logic is OR-AND-Invert (OAI) logic where the OR gates precede an AND gate.
A B C D
A 2-1 AOI gate can be represented by following the boolean equation and truth table:
A B C
Larger AOI gates, such as 4-3 AOI or 3-3-3 AOI can also be used.
AOI gates can be readily implemented in CMOS circuitry. AOI gates are particularly advantaged in that the total number of transistors (or gates) is less than if the AND, NOT, and OR functions were implemented separately. This results in increased speed, reduced power, smaller area, and potentially lower fabrication cost. For example, a 2-1 AOI gate can be constructed with 6 transistors in CMOS compared to 10 transistors using a 2-input NAND gate (4 transistors), an inverter (2 transistors), and a 2-input NOR gate (4 transistors).
US Patent Issued on Jan. 17 for "Apparatus for Laying Concrete Metal Pipes Inverts and Method for Using the Same" (Alabama Inventor)
Jan 21, 2012; ALEXANDRIA, Va., Jan. 21 -- United States Patent no. 8,096,730, issued on Jan. 17. "Apparatus for Laying Concrete Metal Pipes...