A perfect logic gate would have infinite input impedance and zero output impedance, allowing a gate output to drive any number of gate inputs. However, since real-world fabrication technologies exhibit less than perfect characteristics, a limit will be reached where a gate output cannot drive any more current into subsequent gate inputs - attempting to do so causes the voltage to fall below the level defined for the logic level on that wire, causing errors.
The fan-out is simply the number of inputs that can be connected to an output before the current required by the inputs exceeds the current that can be delivered by the output while still maintaining correct logic levels. The current figures may be different for the logic zero and logic one states and in that case we must take the pair that give the lower fan-out. This can be expressed mathematically as
Going on these figures alone TTL logic gates are limited to perhaps 2 to 10, depending on the type of gate, while CMOS gates have DC fan-outs that are generally far higher than is likely to occur in practical circuits (e.g. using NXP Semiconductor specifications for their HEF4000 series CMOS chips at 25 °C and 15 V gives a fan-out of 34 thousand).
However inputs of real gates have capacitance as well as resistance to the power supply rails. This capacitance will slow the output transition of the previous gate and hence increase its propagation delay. As a result, rather than a fixed fan-out the designer is faced with a trade off between fan-out and propagation delay (which affects the maximum speed of the overall system). This effect is less marked for TTL systems, which is one reason why they maintained a speed advantage over CMOS for many years.
Dynamic or AC fan-out, not DC fan-out, is therefore the primary limiting factor due to the speed limitation. For example, suppose a microcontroller has 3 devices on its address and data lines, and the microcontroller can drive 35 pF of bus capacitance at its maximum clock speed. If each device has 8 pF of input capacitance, then only 11 pF of trace capacitance is allowable. (Routing traces on printed circuit boards usually have 1-2 pF per inch so the traces can be 5.5 inches long max.) If this trace length condition can't be met, then the microcontroller must be run at a slower bus speed for reliable operation. Or a buffer chip with higher current drive must be added- higher current drive increases speed since I= C*dV/dt.
Unfortunately, due to the higher speeds of modern devices, IBIS simulation may be required for exact determination of the dynamic fan-out since dynamic fan-out is not clearly defined in most datasheets. (See the external link for more information.)
Fan-out strategies for fine-pitch BGAs: working together, PCB designers and fabricators can explore manufacturing techniques that optimize designs, reduce routing layers and minimize PCB costs.(BGA ROUTING)
Jun 01, 2009; Fine-pitch BGAs are making PCB designers think twice about implementing traditional fan-out patterns. Now, the burden is on the...
Wipo Publishes Patent of Shenzhen China Star Optoelectronics Technology, Chen-Hung Chen, Zui Wang for "Fan-Out for Chip, Method for Forming Fan-Out and Liquid Crystal Device Using Fan-Out" (Chinese Inventors)
Oct 12, 2012; GENEVA, Oct. 12 -- Publication No. WO/2012/136010 was published on Oct. 11. Title of the invention: "FAN-OUT FOR CHIP, METHOD FOR...
Embedded Wafer-Level-Packages: Fan-out WLP / Chip Embedding in Substrate - The Next Generation of IC Packaging & Substrate Assembly Waves.(Report)
Jul 19, 2010; Research and Markets (httpwww.researchandmarkets.com/research/2fa382/embedded_waferlev) has announced the addition of the...